A Circuit Design of 4 : 1 Parallel ADC Using Source Coupled FET Logic
Vol. 15, No. 6, pp. 467-474, Jun. 1990
Statistics
Cumulative Counts from November, 2022
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
|
|
Cite this article
[IEEE Style]
윤몽한, 임명호, 이상원, 이형재, "A Circuit Design of 4 : 1 Parallel ADC Using Source Coupled FET Logic," The Journal of Korean Institute of Communications and Information Sciences, vol. 15, no. 6, pp. 467-474, 1990. DOI: .
[ACM Style]
윤몽한, 임명호, 이상원, and 이형재. 1990. A Circuit Design of 4 : 1 Parallel ADC Using Source Coupled FET Logic. The Journal of Korean Institute of Communications and Information Sciences, 15, 6, (1990), 467-474. DOI: .
[KICS Style]
윤몽한, 임명호, 이상원, 이형재, "A Circuit Design of 4 : 1 Parallel ADC Using Source Coupled FET Logic," The Journal of Korean Institute of Communications and Information Sciences, vol. 15, no. 6, pp. 467-474, 6. 1990.
pISSN : 1226 - 4717
eISSN : 2287 - 3880