Performance Analysis on Various Design Issues of Turbo Decoder 


Vol. 29,  No. 12, pp. 1387-1395, Dec.  2004


PDF
  Abstract

Turbo decoder inherently requires large memory and intensive hardware complexity due to iterative decoding, despite of excellent decoding efficiency. To decrease the memory space and reduce hardware complexity, various design issues have to be discussed. In this paper, various design issues on Turbo decoder are investigated and the tradeoffs between the hardware complexity and the performance are analyzed. Through the various simulations on the fixed-length analysis, we decided 5-bits for the received data, 6-bits for a priori information, and 7-bits for the quantization state metric, so the performance gets close to that of infinite preciSion. The MAX operation which is the main function of Log-MAP decoding algorithm is analyzed and the error correction term for MAX^* operation can be efficiently implemented with very small hardware overhead. The size of the sliding window was decided as 32 to reduce the state metric memory space and to achieve an acceptable BER.

  Statistics
Cumulative Counts from November, 2022
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.


  Cite this article

[IEEE Style]

T. Park and K. Kim, "Performance Analysis on Various Design Issues of Turbo Decoder," The Journal of Korean Institute of Communications and Information Sciences, vol. 29, no. 12, pp. 1387-1395, 2004. DOI: .

[ACM Style]

Taegeun Park and Kiwhan Kim. 2004. Performance Analysis on Various Design Issues of Turbo Decoder. The Journal of Korean Institute of Communications and Information Sciences, 29, 12, (2004), 1387-1395. DOI: .

[KICS Style]

Taegeun Park and Kiwhan Kim, "Performance Analysis on Various Design Issues of Turbo Decoder," The Journal of Korean Institute of Communications and Information Sciences, vol. 29, no. 12, pp. 1387-1395, 12. 2004.