An FPGA Design of High-Speed Turbo Decoder
Vol. 30, No. 6, pp. 450-456, Jun. 2005
Abstract
Statistics
Cumulative Counts from November, 2022
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
|
Cite this article
[IEEE Style]
J. Jung, J. Jung, D. Choi, I. Lee, "An FPGA Design of High-Speed Turbo Decoder," The Journal of Korean Institute of Communications and Information Sciences, vol. 30, no. 6, pp. 450-456, 2005. DOI: .
[ACM Style]
Ji-Won Jung, Jin-Hee Jung, Duk-Gun Choi, and In-Ki Lee. 2005. An FPGA Design of High-Speed Turbo Decoder. The Journal of Korean Institute of Communications and Information Sciences, 30, 6, (2005), 450-456. DOI: .
[KICS Style]
Ji-Won Jung, Jin-Hee Jung, Duk-Gun Choi, In-Ki Lee, "An FPGA Design of High-Speed Turbo Decoder," The Journal of Korean Institute of Communications and Information Sciences, vol. 30, no. 6, pp. 450-456, 6. 2005.