A Design of the DFE based Receiver Equalizer for 40 Gb/s Backplane Ethernet 


Vol. 35,  No. 2, pp. 197-209, Feb.  2010


PDF
  Abstract

In this paper, We have designed and analyzed a characteristics of backplane channel having 40 inch strip line length of four lanes and Flame Retardant four (FR-4) material, and have designed 40 Gb/s Receive and adaptive equalizer and its high-speed equalization algorithm using the backplane channel characteristics. For 40 Gb/s high-speed data communications pass through the backplane, a 10Gb/s 4 channel receive & equalizer with DFE except for FFE was proposed. This receive and equalizer meets the requirements of the IEEE Std P802.3ba standard-based receive equalizer to implement equalizers on the receive end of a 46 inch length’s backplane channel.

  Statistics
Cumulative Counts from November, 2022
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.


  Cite this article

[IEEE Style]

C. Yang and K. Kim, "A Design of the DFE based Receiver Equalizer for 40 Gb/s Backplane Ethernet," The Journal of Korean Institute of Communications and Information Sciences, vol. 35, no. 2, pp. 197-209, 2010. DOI: .

[ACM Style]

Choong-reol Yang and Kwangjoon Kim. 2010. A Design of the DFE based Receiver Equalizer for 40 Gb/s Backplane Ethernet. The Journal of Korean Institute of Communications and Information Sciences, 35, 2, (2010), 197-209. DOI: .

[KICS Style]

Choong-reol Yang and Kwangjoon Kim, "A Design of the DFE based Receiver Equalizer for 40 Gb/s Backplane Ethernet," The Journal of Korean Institute of Communications and Information Sciences, vol. 35, no. 2, pp. 197-209, 2. 2010.

Search
(IN TITLE, AUTHOR, ABSTRACT,KEYWORDS)

Advanced Search ▼

POPULAR KEYWORDS
(TOP 10 KEYWORDS)

Recent Publications
(LAST 3 YEARS)






pISSN : 1226 - 4717
eISSN : 2287 - 3880