Deblocking Filter Based on Edge-Preserving Algorithm And an Efficient VLSI Architecture 


Vol. 36,  No. 11, pp. 662-672, Nov.  2011


PDF
  Abstract

This paper presents a new edge-preserving algorithm and its VLSI architecture for block artifact reduction. Unlike previous approaches using block classification, our algorithm utilizes pixel classification to categorize each pixel into one of two classes, namely smooth region and edge region, which are described by the edge-preserving maps. Based on these maps, a two-step adaptive filter which includes offset filtering and edge-preserving filtering is used to remove block artifacts. A pipelined VLSI architecture of the proposed deblocking algorithm for HD video processing is also presented in this paper. A memory-reduced architecture for a block buffer is used to optimize memory usage. The architecture of the proposed deblocking filter is prototyped on FPGA Cyclone II, and then we estimated performance when the filter is synthesized on ANAM 0.25 ㎛ CMOS cell library using Synopsys Design Compiler. Our experimental results show that our proposed algorithm effectively reduces block artifacts while preserving the details.

  Statistics
Cumulative Counts from November, 2022
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.


  Cite this article

[IEEE Style]

T. Q. Vinh, J. Kim, Y. Kim, "Deblocking Filter Based on Edge-Preserving Algorithm And an Efficient VLSI Architecture," The Journal of Korean Institute of Communications and Information Sciences, vol. 36, no. 11, pp. 662-672, 2011. DOI: .

[ACM Style]

Truong Quang Vinh, Ji-Hoon Kim, and Young-Chul Kim. 2011. Deblocking Filter Based on Edge-Preserving Algorithm And an Efficient VLSI Architecture. The Journal of Korean Institute of Communications and Information Sciences, 36, 11, (2011), 662-672. DOI: .

[KICS Style]

Truong Quang Vinh, Ji-Hoon Kim, Young-Chul Kim, "Deblocking Filter Based on Edge-Preserving Algorithm And an Efficient VLSI Architecture," The Journal of Korean Institute of Communications and Information Sciences, vol. 36, no. 11, pp. 662-672, 11. 2011.

Search
(IN TITLE, AUTHOR, ABSTRACT,KEYWORDS)

Advanced Search ▼

POPULAR KEYWORDS
(TOP 10 KEYWORDS)

Recent Publications
(LAST 3 YEARS)






pISSN : 1226 - 4717
eISSN : 2287 - 3880