Design of a 6-bit 500MS/s CMOS A/D Converter with Comparator-Based Input Voltage Range Detection Circuit
Vol. 38, No. 4, pp. 303-309, Apr. 2013
PDF Full-Text
Abstract
Statistics
Cumulative Counts from November, 2022
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
|
Cite this article
[IEEE Style]
S. Dai, S. M. Lee, K. S. Yoon, "Design of a 6-bit 500MS/s CMOS A/D Converter with Comparator-Based Input Voltage Range Detection Circuit," The Journal of Korean Institute of Communications and Information Sciences, vol. 38, no. 4, pp. 303-309, 2013. DOI: .
[ACM Style]
Shi Dai, Sang Min Lee, and Kwang Sub Yoon. 2013. Design of a 6-bit 500MS/s CMOS A/D Converter with Comparator-Based Input Voltage Range Detection Circuit. The Journal of Korean Institute of Communications and Information Sciences, 38, 4, (2013), 303-309. DOI: .
[KICS Style]
Shi Dai, Sang Min Lee, Kwang Sub Yoon, "Design of a 6-bit 500MS/s CMOS A/D Converter with Comparator-Based Input Voltage Range Detection Circuit," The Journal of Korean Institute of Communications and Information Sciences, vol. 38, no. 4, pp. 303-309, 4. 2013.