Low-Power Block Filtering Architecture for Digital IF Down Sampler and Up Sampler
Vol. 25, No. 5, pp. 743-750, May 2000
PDF Full-Text
Statistics
Cumulative Counts from November, 2022
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
|
|
Cite this article
[IEEE Style]
장영범 and 김낙명, "Low-Power Block Filtering Architecture for Digital IF Down Sampler and Up Sampler," The Journal of Korean Institute of Communications and Information Sciences, vol. 25, no. 5, pp. 743-750, 2000. DOI: .
[ACM Style]
장영범 and 김낙명. 2000. Low-Power Block Filtering Architecture for Digital IF Down Sampler and Up Sampler. The Journal of Korean Institute of Communications and Information Sciences, 25, 5, (2000), 743-750. DOI: .
[KICS Style]
장영범 and 김낙명, "Low-Power Block Filtering Architecture for Digital IF Down Sampler and Up Sampler," The Journal of Korean Institute of Communications and Information Sciences, vol. 25, no. 5, pp. 743-750, 5. 2000.
pISSN : 1226 - 4717
eISSN : 2287 - 3880